Diffusion effects in short-channel GaAs MESFETs by Sandborn, P. A. et al.
Solid-State Electronics Vol. 32, No. 3, pp. 191-198, 1989 0038-1101/89 $3.00 + 0.00 
Printed in Great Britain. All rights reserved Copyright © 1989 Pergamon Press pie 
DIFFUSION EFFECTS IN SHORT-CHANNEL 
GaAs MESFETs 
P. A. SANDBORN, J. R. EAST and G. I. HADDAD 
Center for High-Frequency Microelectronics, Solid-State Electronics Laboratory, Department of Electrical 
Engineering and Computer Science, The University of Michigan, Ann Arbor, MI 48109-2122, U.S.A. 
(Received 26 December 1987; in revised form 16 September 1988) 
Abstract--Diffusion effects in short-channel GaAs MESFETs are studied using a two-dimensional 
electron temperature simulation. A structure that consists of two n +-n contacts on a thin channel region 
was used as a test vehicle for the study. This structure was found to have a higher cutoff frequency than 
conventionally doped devices with the same gate length due to decreased gate capacitance and a selective 
modulation of the device transconductance. These results suggest that the performance of short-channel 
microwave MESFETs may be influenced strongly by electron diffusion. 
I. INTRODUCTION 
It is now possible to fabricate semiconductor struc- 
tures whose dimensions are comparable to Debye 
lengths and mean free paths of charge carriers. 
Present-day electron-beam lithography and photo- 
resist technology is capable of producing line 
widths of the order of 250 A[I] and GaAs MESFETs 
with gate lengths of 0.1/~m have been reported 
recently[2]. Devices with small dimensions and very 
short channels may have many potential advantages 
including high-frequency, high-speed operation and 
low power consumption[3]. 
The extrinsic Debye length represents the charac- 
teristic length over which the stud. unbalanced 
charge in a semiconductor decays: 
L D ~- ~ /q2  n (1) 
where E = the permittivity, k = the Boitzmann con- 
stant, T = the electron temperature, q = 1.6 x 10 -19 C 
and n = the carrier concentration. For 1 x 1017cm -3 
doped GaAs at 300 K, the Debye length is approxi- 
mately 140 A. As channel lengths become equal to 
a few Debye lengths, diffusion from highly doped 
contacts into the more lightly doped channel of 
short MESFETs becomes important. Previous 
studies of "ballistic" short-channel devices indicated 
that diffusion of carriers from contact regions into 
lower-doped channels may be a dominant factor 
in determining device operation under steady-state 
conditions[4,5]. In this study, these diffusion effects 
are evaluated using a two-dimensional computer 
simulation. The simulation consists of simultaneous 
solutions of Poisson's equation, the current con- 
tinuity equation, and a simplified form of the energy 
conservation moment of the Boltzmann transport 
equation. In Section 2 the device structure is intro- 
duced and an explanation of its proposed operation 
is given. In Section 3 a brief outline of the electron 
temperature model used to simulate the diffusion 
effects and in Section 4, the results for a range of 
different structures are presented. The results are 
summarized in Section 5. 
2. THE GaAs DEVICE STRUCTURE 
The structure to be studied consists of two n +-n 
junctions self-aligned to a narrow channel region 
under the gate. This transistor structure is an 
extension of typical present transistor structures with 
ion implanted self-aligned source and drain contacts. 
A "conventional" transistor and the present structure 
both have an n + nn + configuration. The difference is 
that present structure has a channel distance between 
the more heavily doped contacts that is only a few 
Debye lengths long. The structure with parallel 
source and drain contacts on the ends of the device 
is shown in Fig. 1. If the channel region is only a few 
Debye lengths long, then diffusion of carriers from 
the contacts into the channel causes the actual carrier 
concentration in the channel to be higher than the 
doping in that area. The ratio of transconductance to 
gate capacitance represents the cutoff frequency, a 
common figure of merit for transistor operation. 
Both the gate capacitance and the transconductance 
of the short channel device depend on the electron 
distribution within the structure. The diffusion of the 
electrons into the channel from the two contact 
regions increases the channel electron density above 
the doping level and should increase the current and 
the transconductance. The purpose of this paper is to 
study these diffusion effects for a range of transistor 
structures with varying low doped region positions 
and lengths under the gate contact to see if they 
can be used to improve the high-frequency device 
operation. 
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Fig. 1. The short channel field-effect transistor structure. 
Drain 
3. THE MODEL 
A full two-dimensional electron temperature 
model, similar to that of Curtice and Yun[6], was 
used to simulate the short-channel FET structure. 
The model is a 2-D, time-dependent, finite-difference 
simulation formulated on a 2-D staggered mesh 
system using conservative upwind differencing tech- 
niques. The solution consists of solving Poisson's 
equation: 
V. E = - q  (n - N), (2) 
the current continuity equation: 
t3n 1 
- -  = -  V . J ,  ( 3 )  
cqt q 
and an energy equation formulated by McCumber 
and Chynoweth[7]: 
t3w_ f.Vw 3 T - T 0  qf-E,  (4) 
cot - ~ k  r 
where E" = the electric field, n = the carrier concen- 
tration, N =the  doping concentration, t = time, 
w = the average total kinetic energy, T = the electron 
temperature, To = the lattice temperature and r = the 
energy relaxation time. 
The current density is given by: 
J = --qn~,  (5) 
where the electron velocity is: 
f = --/~E ---D Vn. (6) 
n 
In formulating eqn (4), McCumber and Chynoweth 
assumed that the electron temperature in both con- 
duction band valleys of GaAs was the same. To 
account for the upper valley electrons, all electrons 
with energy exceeding 0.36eV were assumed to 
belong to the upper valley and the drift contribution 
to the change in the average total kinetic energy is 
assumed to be negligible compared to the thermal 
term: 
6w = 3 k & T  + Ev&F (7) 
where e,, = the valley separation (energy) and F = the 
upper valley fraction. 
Equations (2)-(4) are solved simultaneously. The 
solution of eqn (4) is coupled to eqn (3) through the 
mobility /t(T) and diffusion coefficient D ( T ) .  
This temperature treatment of carrier transport 
gives a better description of velocity overshoot and 
valley transfer than drift and diffusion based models. 
The mobility and diffusion coefficients in eqn (6) 
depend on the electron temperature given by eqn (4). 
A finite time or distance is required to heat electrons. 
This allows velocity overshoot to occur. The veloci- 
ties in the channel under the gate for this model are 
higher than the peak velocity predicted by the static 
velocity vs field curve. The temperature model also 
moderates the effect of valley transfer. The valley 
transfer depends on the electron temperature and not 
on the local electric field. For the short gate structures 
under consideration, the electron temperature under 
the gate determined by eqn (4) does not increase 
enough to allow valley transfer to occur. A detailed 
description of a 1-D version of this model and a 
discussion of the calculation of/a and D is given by 
Sandborn et  al.[8]. Curtice[9,10] showed that accurate 
device results for short gate structures can be ob- 
tained using this type of simulation approach. 
4. RESULTS 
In this section the simulation results for FET 
structures with variable low-doped channel region 
widths, dopings and positions relative to the gate are 
presented and discussed. All of the simulation results 
in this section are from the 2-D temperature model 
discussed in Section 3. The main result of this section 
is that electrons from the contact regions are diffusing 
into the channel region under the gate. This increase 
in the channel electron density modifies the field and 
velocity distribution under the gate and allows the 
conductance and the transconductance to approach a 
more heavily doped structure. The gate capacitance 
also depends on the charge distribution and diffusion 
under the gate. The net result is a modified capaci- 
tance and transconductance vs gate bias and a 
slightly better cutoff frequency. The remaining por- 
tion of this section will describe these results in more 
detail. 
The device used has a length of 1.455/am, an 
epitaxial layer thickness of 0,12 #m, contact 
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Fig. 2. (a) Gate capacitance ([]) and transconductance (0) 
characteristics for a GaAs short channel FET. Vds = 1.0 V, 
V g =  - - 0 . 5 5 V ,  N c . . . . .  t = 1.5 X 1017cm-3 ,  Nlow.doped region = 
1.1 x 1017 c m  -3,  Vbi = 0 .6  V, device width=0.12 #m, device 
length = 1.455/~m and gate length = 0.25/~m. (b) Cutoff 
frequency for a GaAs short channel structure. All device 
information is given in (a). 
For this device, the right edge of the low-doped 
region is fixed at the right edge of the gate contact 
and the left edge of the low-doped region is varied. 
The doping of the low-doped region was set so the 
pinchoff voltage of a conventional device with a 
doping equal to the low-doped region would approxi- 
mately equal IV s +  Vbi I. The value used was 
Nlo, doted ~e~o~ = 1.1 x 1017 cm -3. Figure 2(a) indicates 
that the gate capacitance drops as the low-doped 
region width is increased. This is to be expected since 
the charge associated with the gate depletion layer is 
reduced as the width of the lower doped channel 
region increases. If the gate were longer, reducing 
the channel doping would also reduce the channel 
electron density. However, for the short channel 
structure, the channel electron density also depends 
on diffusion from the contacts. From Fig. 2(a) it can 
be seen that the transconductance rises to a peak 
value at a low-doped region width of 0.1425/~m 
before dropping. The transconductance curve can be 
explained with the help of Fig. 3. This figure shows 
the transconductance vs gate voltage relation for a 
conventional MESFET doped at 1.5 x 1017 cm -3. As 
I Vgl is increased, the volume of the channel under the 
gate and the total number of electrons in the channel 
of the MESFET decreases. For low I Vgl, the electron 
velocity increases compensating for the decrease in 
carrier concentration as Vg is varied. This effect 
reduces changes in drain current with gate bias and 
keeps the transconductance low. As I Vgl is further 
increased, the electron velocity can no longer increase 
fast enough to compensate for the loss of charge in 
the channel and the drain current begins to decrease 
quickly causing the transconductance to increase. 
As the device approaches pinchoff (large IV g I), 
the small current begins to flatten causing the 
transconductance to decrease. This type of trans- 
conductance variation with gate bias has also been 
shown by Buot and Frey [11]. For devices with longer 
gates, the peak in the transconductance relation is not 
present, presumably due to the decrease in electric 
doping of 1.5 x 1017cm -3, a gate length of 0.25 #m 
and a built-in voltage on the gate of - 0 . 6 V .  A 
bias point was selected from I - V  charactersitics 
in which a uniformly doped conventional device 
(N = 1.5 x 1017 cm -3) was in the current saturation 
region. The bias point selected for the calculation of 
cutoff frequency was Vd~ = 1.0 V and Vg = -0 .55  V. 
Figure 2 shows the characteristics as the width of the 
low-doped region is varied. The solution gives the 
2-D charge distribution in the structure as a function 
of the bias conditions. The charge on the gate 
Schottky barrier metal contact can be found using 
Gauss' law and the gate capacitance can be found by 
finding the change in the gate contact charge for a 
small change in the gate source voltage. Figure 2(a) 
gives gate capacitance and transconductance charac- 
teristics and Fig. 2(b) shows the resulting cutoff 
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Fig. 3. Transconductance vs gate bias for a conventional 
FET. Vds = 1.0V, n = 1.5 x 10t7cm -3, all other device 
information is given in Fig. 2(a). 
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Fig. 4. Electron velocity in the channel of present structure. Vg = -0.05 V all other device information 
is given in Fig. 2(a). 
field gradients that account for velocity overshoot 
that accompanies increased gate lengthst 
The mechanism leading to the peaked trans- 
conductance relation in the short channel n + n n  + 
tBuot and Frey [11] give transconductance results for a 
0.6-/~m gate MESFET in which transconductance de- 
creases monotonically with I Vgl. 
structure is the same as in the uniform structure 
except the width of  the low-doped region, instead of  
the gate voltage, is used to modulate the change in the 
carrier concentration. This can be checked by observ- 
ing the electron velocity in the channel for different 
low-doped region widths. F rom Fig. 4 it is seen that 
the electron velocity increases as the low-doped re- 
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Fig. 5. Electric field in the channel of present structure. Vg = -0.5 V, all other device information is given 
in Fig. 2(a). 
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Fig. 6. Electron temperature in the channel of present structure. Vg = -0.5 V, all other device information 
is given in Fig. 2(a). 
region compresses the distance over which the 
drain-source voltage is dropped and pushes up the 
electric field under the gate edge closest to the drain 
(Fig. 5). The electron temperature and carrier concen- 
tration in the channel are shown in Figs 6 and 7. 
The net effect of the decrease in gate capacitance and 
the increase in transconductance is to increase the 
cutoff frequency of the short-channel structure over 
a conventionally doped device with the same gate 
length. 
A design parameter in the design of the short- 
channel structure is the placement of the low-doped 
region with respect to the gate contact. Three diff- 
erent structures were considered. These. are shown in 
Fig. 8. All the devices have the same geometry, doping 
and bias levels as the device described in Fig. 2. 
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Fig. 7. Carrier concentration in the channel of present structure. Y s = 0.5 V, all other device information 
is given in Fig. 2(a). 
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Fig. 8. The positioning of the low-doped channel region in 
the structures. 
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Fig. 9. Gate capacitance comparison with different low- 
doped region positions relative to the gate. A = Device A, 
[] = device B and • = device C. Devices A, B and C are 
defined in Fig. 9. All device information is given in Fig, 2(a). 
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Fig. 10. Transconductance comparison with different 
low-doped region positions relative to the gate./k = Device 
A, [] = device B and • = device C. All device information 
is given in Fig. 2(a). 
Figure 9 shows the gate capacitance comparison of  
the devices. The gate capacitance for the three struc- 
tures is approximately the same. Figure 10 shows that 
the variation of  transconductance with low-doped 
region width in the three devices is quite different. 
The change in transconductance can be explained in 
the following way: the device transconductance is 
assumed to depend on the width of  the conducting 
channel at its narrowest, most heavily depleted 
point[12]. The position of  the low-doped region 
relative to this point is important  since the width 
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Fig. 11. Comparison of cartier concentrations in different structures. Vg = -0.5 V and the low-doped 
region width = 0.0525/zm. All other device information is given in Fig. 2(a). 
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x / ~  where N is the doping in the depleted region. 
From Fig. 11 it is seen that the minimum carrier 
concentration in the channel of the uniformly doped 
conventional device is approximately at the center of 
the gate. This figure shows that the insertion of a 
low-doped region at the maximum depletion point 
(device B) causes the minimum carrier concentration 
in the channel to deplete further. The insertion of  a 
thin low-doped region away from the maximum 
depletion point in the channel has little or no effect 
on the carrier concentration at the maximum 
deple t ion  point .  Therefore, devices A and C have 
little effect on the transconductance for small low- 
doped region widths. As a result of this process, the 
low-doped region width at which the trans- 
conductance peaks is a function of the position of the 
low-doped region relative to the gate. Figure 12 
shows the cutoff frequency curve whose shape fo l lows  
that  of the transconductance closely. These results 
show that better performance is obtained with low- 
d o p e d  regions not  centered on the gate, since the gate 
capac i tance  is lower when the t ransconductance  
peaks. 
The low-doped region doping has also been varied. 
Figure 13 shows the characteristics of identical  struc- 
tures with different dopings. As the doping of the 
low-doped region is decreased, the gate capac i tance  
decreases more rapidly with increasing low-doped 
region width. The transconductance was found to 
peak for shorter low-doped region widths due to 
greater deple t ion  in the channel. The lower doped 
structure is only usable for very short low-doped 
regions since the device pinches off much more 
readily. 
5. DISCUSSION AND CONCLUSIONS 
The short-channel n ÷ n n  + field-effect transistor 
was found to have a higher cutoff frequency than a 
convent iona l  MESFET with the same gate length. 
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Fig. 12. Cu to f f  f requency wi th  different l ow-doped  region 
positions relative to the gate.  & = Device  A, [ ]  = device 
B and  • = device C. All  device i n f o r m a t i o n  is g iven in 
Fig. 2(a). 
decreased gate capacitance coupled with an increased 
transconductance. The gate capacitance was found to 
decrease as the width of the low-doped channel 
region was increased, regardless of  the position of the 
low-doped region relative to the gate. The trans- 
conductance was found to increase initially as the 
width of the low-doped region was increased due to 
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Fig. 13. (a) Gate capacitance comparison with different dop- 
ings. Device B (Fig. 9), [] = Niow-dov~,sio, ---- 1.1 x 1017cm -3 
and • = N~ow-do~ ~ro. = 8 × 1016cm -~. All device infor- 
mation is given in Fig. 2(a). (b) Transconductance com- 
parison with different dopings. Device B (Fig. 9), 
[] = Nlow.do~sion = 8 x 10'6cm -3. All device information 
is given in Fig. 2(a). (c) Cutoff frequency comparison with 
different dopings. Device B (Fig. 9), [] = N, ow.do ~ ,t~on = 
1.1 × 10 ~7 cm -3 and • = njow-do~ r*gio~ = 8 X 10 ~6 cm -~. All 
device information is given in Fig. 2(a). 
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MESFET. The effect of inserting the low-doped 
region compressed the distance over which the 
drain-source voltage was dropped. As the width of 
the low-doped region became large and the device 
approached pinchoff, the transconductance began to 
decrease. The low-doped region width at which the 
transconductance peaks was found to depend on the 
position of the low-doped region relative to the 
maximum depletion point in the channel. Structures 
with low-doped regions fixed on the gate edge closest 
to the drain yielded the highest cutoff frequencies. 
Decreasing the doping of the low-doped region 
caused the transconductance to peak at thinner low- 
doped regions since the device approaches pinchoff 
more quickly. 
Today's submicron MESFET structures with 
heavily doped contacts and lighter channel dopings 
are quickly approaching the n ÷ nn ÷ structures. The 
results presented in this paper indicate that the 
performance of short-channel microwave MESFETs 
is strongly influenced by electron-diffusion effects. 
While practical and operational limitations may 
make realization of this device difficult to attain at 
this time, the study should aid in the understanding 
of submicron structures and advances in fabrication 
technology may make such devices quite realistic. 
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